[1]
V. Shankar, “BUS-BASED SHARED-MEMORY MULTIPROCESSOR”, cse, vol. 1, no. 12, pp. 12-28, Dec. 2015.